

FIG. 1 is a block diagram of a PLL system. The system includes a PLL 10, a DLL 16, a D-type flip-flop 25, a data path 27, a reference clock input 14, a reference clock divider 130, a feedback divider 129, a feedback divider 24, a feedback divider 29, a feedback divider 34, a feedback divider 39, a feedback divider 49, a feedback divider 47, a feedback divider 43, a feedback divider 42, a feedback divider 41, a feedback divider 40, a feedback divider 30, a feedback divider 20, a feedback divider 10, a feedback divider 0.




FIGURE 1

FIGURE 2




FIGURE 2





FIGURE 3



**FIGURE 4**




FIGURE 5





FIGURE 6



**FIGURE 7**